**AMENDMENTS TO THE CLAIMS** 

Please amend the claims as follows:

1. (Currently amended) A method comprising:

initializing a computer system, the computer system including a first processor

and a second processor;

designating the first processor to handle a polling function for a timer interrupt

process for the computer system, a normal execution thread to be processed by the

second processor;

setting a timer for a plurality of time intervals for the timer interrupt process;

calling a polling function at the end of each of the plurality of time intervals, the

polling function being performed by [[a]] the first processor, the polling function to

determine if any special events have occurred; and

if the polling function results in a positive result, processing the results of the

polling function with [[a]] the second processor.

2. (Currently amended) The method of claim 1, wherein the polling function

comprises polling event handling for a network stack by polling a network interface card

(NIC) of the computer system.

3. (Currently amended) The method of claim 1, wherein the first processor is an

application processor for the computer system.

4. (Original) The method of claim 3, further comprising declaring the first processor

to be dedicated to the polling function.

Attorney Docket No.: 42P18502

Application No.: 10/562,945

-3-

(Currently amended) The method of claim 1, wherein the second processor is a 5.

bootstrap processor for the computer system.

(Currently amended) The method of claim 1, wherein [[a]] the normal execution 6.

thread is processed by the second processor in parallel at least in part with performance

of the polling function by the first processor.

7. (Currently amended) The method of claim 1, wherein [[a]] the timer interrupt

process is the only method of asynchronous event handling for the first processor and the

second processor in the computer system.

(Currently amended) An event handling mechanism for a computer system 8.

comprising:

a first processor, the first processor designated to handle a timer interrupt process,

the first processor to perform a polling operation for event handling each time an

interrupt timer reaches a specified time interval; and

a second processor, the second processor to perform a normal processing

operation, the first processor to transfer data to the second processor for processing if the

polling operation provides a positive result.

9. (Currently amended) The event handling mechanism of claim 8, wherein the

performance of the polling operation by the first processor overlaps at least in part with

the performance of the normal processing operation by the second processor.

(Original) The event handling mechanism of claim 8, wherein the first processor 10.

is dedicated to event handling.

Attorney Docket No.: 42P18502

11. (Currently amended) The event handling mechanism of claim 8, wherein an event

for the polling operation for the computer system comprises a network stack event and

wherein the first processor polls a network interface card (NIC) of the computer system.

12. (Currently amended) The event handling mechanism of claim 8, wherein the first

processor and the second processor are separate physical processors of the computer

system.

13. (Currently amended) The event handling mechanism of claim 8, wherein the first

processor and the second processor are logical processors in a single physical processor

of the computer system.

14. (Currently amended) A computer system comprising:

a first processor, the first processor being designated to perform an event handling

function for the computer system;

a second processor, the second processor to perform a processing function for the

computer system;

a timer, the timer being set for a time interval for the event handling function of

the first processor, a function call for the first processor being called at the end of the

time interval for polling of events; and

a memory, the first processor writing data relating to events to the memory to

transfer the data to the second processor for processing.

15. (Original) The computer system of claim 14, wherein the second processor is a

-5-

bootstrap processor.

Attorney Docket No.: 42P18502

(Original) The computer system of claim 14, wherein the first processor is an 16. application processor.

17. (Original) The computer system of claim 14, wherein the first processor and the second processor operate in parallel at least in part.

18. (Currently amended) The computer system of claim 14, wherein the timer provides the only event handling mechanism for the computer system.

(Original) The computer system of claim 14, wherein the computer system 19. comprises a single-threaded processing environment.

(Currently amended) The computer system of claim 14, wherein the computer 20. system is a multi-processor system, and wherein the first processor is a first physical processor and the second processor is a second physical processor.

(Currently amended) The computer system of claim 14, wherein the computer 21. system is a hyper-threaded system, and wherein the first processor is a first logical processor of a physical processor and the second processor is a second logical processor of the physical processor.

22. (Currently amended) A machine-readable medium having stored thereon data representing sequences of instructions that, when executed by a processor, cause the processor to perform operations comprising:

initializing a computer system, the computer system including a first processor and a second processor;

Attorney Docket No.: 42P18502 Application No.: 10/562,945

designating the first processor to handle a polling function for a timer interrupt

process for the computer system, a normal execution thread to be processed by the

second processor;

setting a timer for a plurality of time intervals for the timer interrupt process;

calling a polling function at the end of each of the plurality of time intervals, the

polling function being directed to [[a]] the first processor, the polling function to

determine if any special events have occurred; and

if the polling function results in a positive result, directing the results of the

polling function to [[a]] the second processor.

(Currently amended) The medium of claim 22, wherein the polling function 23.

comprises polling a computer interface of the computer system.

(Currently amended) The medium of claim 22, wherein the first processor is an 24.

application processor for the computer system.

(Original) The medium of claim 22, wherein the instructions further comprise 25.

instructions that, when executed by a processor, cause the processor to perform

operations comprising:

declaring the first processor to be dedicated to the polling function.

(Currently amended) The medium of claim 22, wherein the second processor is a 26.

bootstrap processor for the computer system.

Attorney Docket No.: 42P18502

Application No.: 10/562,945

27. (Currently amended) The medium of claim 22, wherein processing of a normal execution thread by the second processor overlaps in time at least in part with performance of the polling function by the first processor.

Attorney Docket No.: 42P18502 Application No.: 10/562,945